UGC APPROVED    ISSN 2278-1412

Archive

  Volume 13 | Issue 1

  Volume 13 | Issue 6

  Volume 13 | Issue 5

  Volume 13 | Issue 3

  Volume 12 | Issue 7

  Volume 12 | Issue 5

  Volume 12 | Issue 8

  Volume 12 | Issue 2

  Volume 12 | Issue 12

  Volume 12 | Issue 1

  Volume 12 | Issue 9

  Volume 12 | Issue 3

  Volume 12 | Issue 11

  Volume 12 | Issue 6

  Volume 12 | Issue 4

  Volume 12 | Issue 10

  Volume 11 | Issue 8

  Volume 11 | Issue 1

  Volume 11 | Issue 12

  Volume 11 | Issue 7

  Volume 11 | Issue 10

  Volume 11 | Issue 6

  Volume 11 | Issue 3

  Volume 11 | Issue 11

  Volume 10 | Issue 3

  Volume 10 | Issue 8

  Volume 10 | Issue 6

  Volume 10 | Issue 2

  Volume 10 | Issue 1

  Volume 10 | Issue 12

  Volume 9 | Issue 10

  Volume 8 | Issue 7

  Volume 8 | Issue 11

  Volume 7 | Issue 3

  Volume 7 | Issue 8

  Volume 7 | Issue 1

  Volume 7 | Issue 5

  Volume 7 | Issue 4

  Volume 7 | Issue 2

  Volume 7 | Issue 6

  Volume 7 | Issue 7

  Volume 6 | Issue 5

  Volume 6 | Issue 9

  Volume 6 | Issue 3

  Volume 6 | Issue 6

  Volume 6 | Issue 10

  Volume 6 | Issue 7

  Volume 6 | Issue 1

  Volume 6 | Issue 4

  Volume 6 | Issue 8

  Volume 6 | Issue 2

  Volume 6 | Issue 12

  Volume 5 | Issue 7

  Volume 5 | Issue 2

  Volume 5 | Issue 12

  Volume 5 | Issue 8

  Volume 5 | Issue 3

  Volume 5 | Issue 5

  Volume 5 | Issue 1

  Volume 5 | Issue 9

  Volume 5 | Issue 11

  Volume 5 | Issue 6

  Volume 5 | Issue 4

  Volume 5 | Issue 10

  Volume 4 | Issue 7

  Volume 4 | Issue 4

  Volume 4 | Issue 8

  Volume 4 | Issue 12

  Volume 4 | Issue 10

  Volume 4 | Issue 5

  Volume 4 | Issue 1

  Volume 4 | Issue 6

  Volume 4 | Issue 2

  Volume 3 | Issue 4

  Volume 3 | Issue 10

  Volume 3 | Issue 1

  Volume 3 | Issue 5

  Volume 3 | Issue 2

  Volume 3 | Issue 6

  Volume 3 | Issue 3

  Volume 3 | Issue 8

  Volume 2 | Issue 10

  Volume 2 | Issue 7

  Volume 2 | Issue 11

  Volume 2 | Issue 8

  Volume 2 | Issue 2

  Volume 2 | Issue 9

  Volume 2 | Issue 12

  Volume 1 | Issue 7

  Volume 1 | Issue 1

  Volume 1 | Issue 8

  Volume 1 | Issue 4

  Volume 1 | Issue 2

  Volume 1 | Issue 9

  Volume 1 | Issue 6

  Volume 1 | Issue 3


Current Volume 13 | Issue 07

Title:  Simulation Results of Combinational Circuits Using Reversible Decoder in Xilinx
Volume:  7 - Issue: 04 - Date: 01-04-2018
Approved ISSN:  2278-1412
Published Id:  IJAECESTU338 |  Page No.: 406-409
Author: Shishu
Co- Author:  Sanjay Khadagade
Abstract:-

Reversible logic is the emerging field for analysis in present era. The aim of this paper is to appreciate differing kinds of combinational circuits like full-adder, full-subtractor, multiplexer and comparator using reversible decoder circuit with minimum quantum value. Reversible logic is extremely a lot of in demand for the long term computing technologies as they are known to supply low power dissipation having its applications in Low Power, Quantum Computing, nanotechnology, and Optical Computing. Adders and multipliers are basic building blocks in many procedure units. 


Key Words:-Quantum Cost, Reversible Gates, Garbage Outputs, Number of Gates.
Area:-Engineering
DOI Member: 135.196.339
DOI Member: 
Preview This Article

Unable to display PDF file. Download instead.


Download Paper

Downlaod Paper

No. of Download
00038

Impact Factor


7.4

Ijaece

Upcoming Events


Special Issue For Paper


Upcoming Conference


Call For Paper