Design and Analysis of various Phase Locked Loop (PLL)

Rachit Kumar Kourav¹, Braj Bihari Soni²

¹M.Tech Research Scholar, ECE NIIST RGPV, rachitkourav@gmail.com, India; ²Assistant Professor, ECE NIIST RGPV, brizsoni@gmail.com, India;

Abstract – This paper heresy an assortment of available Phase Locked Loop architectures. A PLL system having various types of phase detector, charge pump, loop filter, voltage controlled oscillator are existing in this paper. The troubles linked with the linear PLL are also discussed .A variety of models of PLLs which are Linear PLL, Digital PLLs, and All digital PLLs are implemented and simulate the results of implementation on MATLAB Simulink which gives the improved presentation of all PLLs.

Keywords: PLL, Phase Detector, Charge Pump, Loop Filter, Voltage controlled oscillator, Linear PLL.

I. Introduction

Phase locked loops have been presented in literature ever since 1923 [1]. It was only in late 1970s that PLLs were used in modern communication systems due to the rapid development of integrated circuits. Since then the use of PLLs has been shifted from high precision instruments to more reliable consumer electronic products. A PLL is a circuit synchronizing an output signal (generated by an oscillator) with a reference or input signal in frequency as well as in phase. In the synchronized (locked) state, the phase error between the oscillator's output signal and the reference signal is zero, or it remains constant [2].

Widespread use of PLL began with TV receivers during 1940s. PLLs were used to synchronize the horizontal and vertical sweep oscillators to the synchronous pulses [3]. PLLs have wide applications such as frequency selective demodulation, signal conditioning, reference signal source, grid utility [3], [4]. From luxury items to indispensable tools, wireless systems have quickly penetrated into all aspects of our lives. All these devices have common requirements of a preferred monolithic implementation, low power, reduced physical size and high accuracy [5], [6]. From early 1970's, strong interest in the implementation and design of digital PLLs (DPLL) started because of the popularity of large scale integrators (LSIs) [7]. Aside from the obvious advantages associated with digital systems, a digital version of PLL alleviates some of the problems associated with its analog counterpart; namely:

- 1. Sensitivity to dc drift and component saturation.
- 2. Difficulty in building higher order loops.
- 3. Need for initial calibration. [8]

In addition, with the ability to perform sophisticated signal processing on the IC chips, DPLL's are more flexible and versatile than analog PLL's [7]. The DPLL is still a semi analog circuit and is referred to as hybrid PLL. The all digital PLL (ADPLL) and software PLL has recently gained increased attention. The ADPLL is built entirely from logic circuits and has replaced the classical DPLL in many applications, especially digital communications [7].

Phase locked loops (PLLs) are extensively used in microprocessors and digital signal processors for clock generation and as a frequency synthesizers in RF communication systems for clock extraction and generation of a low phase noise local oscillator [9].

II. Necessary Concept of PLL

A PLL is a device which locks an output signal phase relative to an input reference signal phase .The signals of interest may be any periodic waveform but are typically sinusoidal or digital clock [10]. PLL's are typically divided into broad categories listed in Table 1 as per [6] terminology.

Table 1. General PLL category

| S No. | PLL | Phase Detector | Loop Filter | Oscillator |
|-------|---------|-------------------|----------------|------------|
| 1 | Linear | | Analog | Voltage |
| | PLL | Analog | | Controlled |
| | (Analog | | | Oscillator |
| | PLL) | | | (VCO) |
| 2 | Digital | D:-::-1 | Analog | Voltage |
| | Digital | | | Controlled |
| | (DDLL) | Digital | | Oscillator |
| | (DPLL) | | | (VCO) |
| 3 | All | Digital | Digital | Digitally |
| | Digital | | | Controlled |
| | PLL | | | Oscillator |
| | (ADPLL) | | | (DCO) |

| 4 | Software PLL (SPLL) | Software | Software | Software |
|---|---------------------------|----------|----------|----------|
|---|---------------------------|----------|----------|----------|

After the invention of PLL in1932, the basic phase locked loop has remained nearly the same but its implementation in different technologies is still a challenge for engineers.

A PLL is a feedback system that compares the output phase with the input phase. The comparison is performed by the phase compensator or phase detector. A phase detector is circuit whose average output voltage is proportional to the phase difference between two inputs. While in ideal case relation between output voltage and phase difference is linear.



Fig 1: Block Diagram of Basic PLL

This output voltage passes through the LF and then as an input to the VCO to control the output frequency. Due to this selfcorrecting technique, the output signal will be in phase with the reference signal. When both signals are synchronized, the PLL is said to be in lock condition. PLL make the phase error between the two signals to be zero at this time [11]. If the difference between the input signal and the VCO is not too big, the PLL eventually locks onto the input signal. This period of frequency acquisition, is referred as pull-in time, this can be very long or very short, depending on the bandwidth of the PLL. The bandwidth of a PLL depends on the characteristics of the PD, VCO, and on the LF [12].

III. PLL Components

III.1 Phase Detector



Fig 2: Simplified model of a Phase Detector

The role of a PD in a PLL circuit is to provide an error signal, which is some function of the phase error between the input signal and the VCO output signal. Let $\Delta \Phi$ represents the phase difference between the input phase and the VCO phase. In

response to this phase difference the PD produces a proportional voltage $V_{\rm pd}.\,$

$$\Delta \Phi = \Phi_{Ref} - \Phi_{PLL}$$
(1)

The phase detector converts the input phase difference $\Delta \Phi$ to an output signal Vpd with a gain factor Kpd.

$$V_{pd} = K_{pd} \Delta \Phi$$
 (2)

The phase detector can be classified based on different applications and implementations.

They are two types of phase detectors, namely sinusoidal phase detectors and square signal phase detectors. A sinusoidal phase detector has a phase detection interval (- /2 to + /2). It operates as a multiplier, which is a zero memory device. The square signal phase detector, also called as sequential phase detector are implemented using sequential logic circuits. They are usually built from digital circuits and operate with binary rectangular input waveform. Accordingly they are called as digital phase detector [13].

The different phase detectors are classified in Table 2 as per [14-15].

Table 2. Class and linear range of phase detectors

| Туре | Class | PD Gain (K _{pd}) | Linear Range | Applications |
|---------------------------------------------|---------|------------------------------------------------------------------------------------|-----------------|------------------------------------------------------------|
| Mutiplier | Analog | Non linear and proportional to the amplitude of the input signal | - /2 to + /2 | Frequency modulation and demodulation |
| XOR | Digital | (Vh- V1)/1 | - /2 to + /2 | Data and clock recovery |
| RS latch | Digital | (Vh-Vl)/2 | - to + | Deskewing |
| PFD (Phase frequenc y Detector) | Digital | Vh-Vl)/4 | -2 to + | Clock synchronizati on and frequency synthesis |

III.2 Loop Filter

The filtering operation of the error voltage (coming out from the PD) is performed by the loop filter (LF). The output of PD consists of a dc component superimposed with an ac component. The ac part is undesired as an input to the VCO; hence a low pass filter is used to filter out the ac component. LF is one of the most important functional blocks in determining the performance of the loop. A LF introduces poles to the PLL transfer function, which in turn is a parameter in determining the bandwidth of the PLL. Since higher order loop filters offer better noise cancellation, a loop filter of order 2 or more are used in most of the critical application and PLL circuits especially in RF communication systems [16].

The Transfer function of second order loop filter is given by $V_{CTRL}(S) = 1 + 1$

$$F(S) = \frac{I_{CP}(S)}{I_{CP}(S)} = R + \frac{I_{CP}(S)}{C_{2}S}$$
(3)



Fig 3: Second Order Loop Filter

where VCTRL is the voltage across the loop filter and \mathbb{I}_{CP} is the current coming from the charge pump circuit

After simplification of equation (8), we get

$$\frac{R C_1 S + 1}{R C_1 C_2 S^2 + S(C_1 + C_2)} = K_p \cdot \frac{S + \omega_2}{S \cdot \left(\frac{S}{\omega_p} + 1\right)}$$
(4)

Where
$$\mathbf{K}_{\mathbf{F}} = \frac{\mathbf{R}\mathbf{C}_2}{\mathbf{C}_1 + \mathbf{C}_2}$$

Thus, we have obviously acquire a zero $\omega_{\overline{a}}$ and a pole $\omega_{\overline{p}}$ which are given by

$$\omega_2 = \frac{1}{R C_1}$$
(5)

$$\omega_{\mathbf{p}} = \frac{C_1 + C_2}{C_1 C_2 R} \tag{6}$$

III.3 Charge Pump

The charge pump current drives the PFD output. It converts the output digital PFD signal into analog signal. Basically, the charge pump consists of a current source, a current sink and two switches. However, the charge pump is usually followed by a passive loop filter that integrates the charge pump output current to a VCO control voltage. Thus, the charge pump output voltage is always equal to the VCO control voltage. The charge pump either sources or sinks current according to UP and DOWN signal. This amount of current is converted into controlled voltage by the loop filter for tuning the VCO [3]. To avoid current mismatching, the source and sink current values should be same. If the source and sink current of the charge pump are both I_{CP} the phase detector gain is given by





Fig 3: Basic Charge Pump Circuit

The control voltage increases when the reference signal leads the feedback signal and decreases when reference signal lags the feedback signal.



Fig 3: Charge and Discharge Mismatch

III.4 Voltage Control Oscillator

is the most impotent building block of the PLL which generates the required clock signal with a controlled frequency. Oscillator can be classified based on the control signal applied as:

1. Voltage controlled oscillator (VCO): The control signal applied is a voltage signal.

2. Current controlled oscillator (ICO): The control signal applied is a current signal.

3. Digital controlled oscillator (DCO): The control signal applied is a digital word.

If the frequency is a linear function of the control voltage Vinvco, the VCO frequency

$$f_{out} = f_0 + K_v V_{inVCO}$$
(8)

Where f_0 is the free running frequency and K_{ψ} is the VCO sensitivity

The main constraints for the VCO are:

- 1. Phase stability
- 2. Large frequency deviation
- 3. High VCO sensitivity
- 4. Linearity of frequency versus control voltage
- 5. Capability of accepting wide band modulation [13].
- Four types of VCO commonly used are:
- 1. Voltage controlled crystal oscillator
- 2. Resonator oscillator
- 3. RC multivibrators
- 4. Ring oscillator [3]
- The phase stability can be enhanced by a number of ways:
- 1. Using high Q crystal and circuit
- 2. Maintaining low noise in the amplifier portion.
- 3. Stabilizing temperature, and

4. Keeping mechanical stability. [13]

Digitally controlled oscillator is basically a programmable divide by N circuit. The output of a stable oscillator drives the counter which increases by one every clock cycle. The content of the counter is compared with the input and when they are matched, the comparator sends an output pulse which is the DCO output and resets the counter. By varying the control input N, DCO period can be controlled. [8]

IV. Literature Survey

Table 3. Literature Review

| Title | A 1-GHz Charge Pump PLL Frequency Synthesizer for IEEE 1394b PHY | High Current Matching over Full- Swing and Low-Glitch Charge Pump Circuit for PLLs | CMOS Charge Pump With No Reversion Loss and Enhanced Drivability | Dynamic Self-Regulated Charge Pump With Improved Immunity to PVT Variations | An Ultra-low Power Charge-Pump PLL with High Temperature Stability in 130 nm CMOS |
|----------------------------|---------------------------------------------------------------------------|------------------------------------------------------------------------------------------------|--------------------------------------------------------------------------------------------------------|-------------------------------------------------------------------------------------------|-----------------------------------------------------------------------------------------------|
| Publicat ions | Journal Of Electronic Science And Technology, Vol. 10, No. 4 | Radio engineering, Vol. 22, No. 1 | IEEE Transactions On Very Large Scale Integration (VLSI) Systems, Vol. 22, No. 6, | IEEE Transactions On Very Large Scale Integration (VLSI) Systems, Vol. 22, No. 8 | |
| Year | December 2012 | APRIL 2013 | June 2014 | August 2014 | 2015 |
| Author | Jin-Yue Ji, Hai-Qi Liu, and Qiang Li | De-zhi WANG, Ke- feng ZHANG, Xue- cheng ZOU | Joung-Yeal Kim, Su-Jin Park, Kee-Won Kwon, Bai-Sun Kong, Joo-Sun Choi, and Young- Hyun Jun | Sleiman Bou-Sleiman, Member, IEEE, and Mohammed Ismail, Fellow, IEEE | Anh Chu, Navneeta Deo, Waqas Ahmad, Markus Törmänen and Henrik Sjöland |
| Technol ogy | 0.13 µm | 0.18 µm | 46nm | 90nm | 130nm |
| Supply Voltage | 1.2V | 1.8V | 1.96V | 1.32V | 1.2V |
| Current Consum ption | 1.6mA | 40 μΑ | 0.4mA | 450 µA | 77 μΑ |

V. Simulation of PLL in Simulink

V.1 Linear Phase Locked Loop

Linear PLL uses a mixer as a phase detector; the output of the mixer is a dc component that is proportional to the phase difference and a component at a frequency that is twice the input frequency. A low pass Butterworth filter is used as a loop filter to get rid of the second component. The output of the loop filter is fed to a VCO that increases the frequency if there is a positive phase difference and then decreases the frequency if there is a negative phase difference [6].



Fig 5: Linear Phase Lock Loop in Simulink





It is strongly encouraged that the authors may use SI (International System of Units) units only.

V.2 Digital Phase Locked Loop

Digital PLL uses a phase frequency detector as depicted in figure 3.3. The PFD is built using two D flip flops whose

output is denoted by U and D respectively. The PFD can be in one of the four states

- 1. U = 1, D = 1
- 2. U = 1, D = 0
- 3. U = 0, D = 1
- 4. U = 0, D = 0

Whenever both the flip flops are in a high state, the AND gate will reset both the flip flops, hence the device acts as a tristable device. If PFD generates U signal, the VCO speed up. On the contrary, if a D signal is generated, VCO slows down [17].





Fig 7: PFD of Digital Phase Locked Loop Fig 8: Output Wave form of PFD of DPLL

Better results can be achieved with a charge pump and a loop filter. The charge pump, "pumps" current into a 2nd order loop filter. The branch voltage of the loop filter is used as input to the VCO. A digital phase frequency detector (PFD) determines whether a positive or negative current is pumped into the filter. Phase lead corresponds to a negative frequency (output and thus VCO frequency decreases) whereas phase lag corresponds to a positive current.



Fig 9: Charge pump of DPLL

V.3 All Digital Phase Locked Loop

PLL are used more in the digital domain, hence apart from the phase frequency detector, the loop filter and VCO also needs to be converted to digital time systems. Digital filter is used as a low pass loop filter. The VCO is rep laced by an NCO (numerically controlled oscillator).

Al Digital PhaseLoxed Loop with NCD



Fig 10: All Digital PLL in Simulink



Fig 11: Output of AD PLL

VI. Conclusion

This paper reviews the PLL technique which is applicable to communication and servo control system. A summary of PLL technology and its development trends are included. It is pointed out that the development of better PLL technology is continuing.

References

- [1] E. V. Appleton, "Automatic synchronization of triode , Oscillators" in Proc. Cambridge Phil. Society, vol. 21, pt. .
- . III, p. 231, 1922-23.
- [2] Floyd M. Gardner, "Charge-Pump Phase-Lock Loops,", IEEE Trans. On Commun., pp. 1849–1858, Nov. 1980.
- [3] F.M Gardner, "Phase Locked Loop Techniques", 2nd , edition; New York; Wiley 1979
- [4] William C Lindsey and Chak Chie, "A survey of Digital Phase Locked Loops", Proceedings of the IEEE, vol 69, No 4, April 1981
- [5] Ippolito, C. M., Italia A., Palmisano G., "An ultra lowpower CMOS frequency synthesizer for low data-rate sub-GHz applications," in Ph.D. Research in Microelectronics and Electronics (PRIME) Conf., pp. 1– 4, 2010.
- [6] R.E Best, "Phase Locked loops, theory Design and Applications", New York; Mc Graw Hill, 1993, 2nd edition.
- [7] Mao Lai and Michino Nakano, "Special Section on Phase Locked Loop Techniques", Guest Editorial, IEEE Transactions on Industrial Electronics, Vol 43, No 6, December 1996.
- [8] William C Lindsey and Chak Chie, " A survey of DigitalPhase Locked Loops", Proceedings of the IEEE, vol 69, No 4, April 1981
- [9] Gursharan Reehal, A Digital Frequency Synthesizer Using Phase Locked Loop Technique, *MSc thesis*, The Ohio State University, USA, 1998.
- [10] Silicon Laboratories, "Introduction to FPGA based ADPLL", rev 0.13/11, An 575, 2011
- [11] T. Miyazaki , M. Hashimoto, and H. Onodera, A Performance Comparison of PLLs for Clock Generation Using Ring Oscillator VCO and LC Oscillator in a Digital CMOS Process, Proceedings of the 2004 Asia and South Pacific Design Automation Conference (ASP-DAC'04) 0-7803- 8175-0/04 \$ 20.00 IEEE.
- [12] Kyoohyun Lim, A Low-Noise Phase-Locked Loop Design by Loop Bandwidth Optimization, IEEE journal of solid-state circuits, VOL. 35, NO. 6, June 2000, Pp 807-815.

- [13] Guan Chyun Hsich and James C Hung, "Phase Locked Loop Techniques –A Survey", IEEE Transactions on Industrial Electronics, Vol 43, No 6, December 1996.
- [14] A.J.Goldstein, "Analysis to phase controlled loop with a sawtooth comparator", Bell System Tech Journal, pp 603-663, 1963
- [15] R.C.E Thomas, "Frequency comparator performs double duty", EDN, pp 29-32, Nov 1970
- [16] Behzad Razavi, Analysis, Modeling, and Simulation of Phase Noise in Monolithic Voltage Controlled Oscillators, IEEE conference on Custom Integrated Circuits, 1995, Pp 323-326.
- [17] C.A Sharpe, "A 3 stable phase detector can improve your next PLL design", EDN pp 55-59, September 1976
- [18] Jin-Yue Ji, Hai-Qi Liu, and Qiang Li A 1-GHz Charge Pump PLL Frequency Synthesizer for IEEE 1394b PHY Journal Of Electronic Science And Technology, Vol. 10, No. 4 DECEMBER 2012.
- [19] De-zhi WANG, Ke-feng ZHANG, Xue-cheng ZOUHigh Current Matching over Full-Swing and Low-Glitch Charge Pump Circuit for PLLsRADIOENGINEERING, VOL. 22, NO. 1APRIL 2013

[20] Joung-Yeal Kim, Su-Jin Park, Kee-Won Kwon, Bai-Sun , Kong, Joo-Sun Choi, and Young-Hyun Jun CMOS Charge , Pump With No Reversion Loss and Enhanced Drivability IEEE Transactions On Very Large Scale Integration (VLSI) Systems, Vol. 22, No. 6, June 2014

- [21] Sleiman Bou-Sleiman, Member, IEEE, and Mohammed Ismail, Fellow, IEEEDynamic Self-Regulated Charge Pump With Improved Immunity to PVT VariationsIEEE Transactions On Very Large Scale Integration (VLSI) Systems, Vol. 22, No. 8 AUGUST 2014
- [22] Anh Chu, Navneeta Deo, Waqas Ahmad, Markus Törmänen and Henrik SjölandAn Ultra-low Power Charge-Pump PLL with High Temperature Stability in 130 nm CMOS IEEE 2015